

CURRICULUM VITAE

Dilip K. Banerji

CITIZENSHIP: Canadian

CURRENT AFFILIATION:

Modeling & Design Automation Group
Department of Computing & Information Science
University of Guelph
Guelph, Ontario
CANADA N1G 2W1

TELEPHONE:

(519) 824-4120 Ext. 53005 (Bus.)

(519) 763-1237 (Res.)

FAX:

(519) 837-0323, Attn—D.K. Banerji

E-MAIL:

dbanerji@cis.uoguelph.ca

DATE OF BIRTH:

November 3, 1943

EDUCATION:

- Ph.D (Computer Science), **University of Waterloo**, Waterloo, Ontario, 1971.
- M.Sc (Electrical Engineering), **University of Ottawa**, Ottawa, Ontario, 1967.
- B.Tech (Electrical Engineering), **Indian Institute of Technology, Kanpur**, 1965.

INDUSTRIAL EXPERIENCE:

- Member, Scientific Staff, **Bell-Northern Research** (now Nortel Networks), Toronto, July 1970- August 1971.
- Member, Scientific Staff, **Northern Electric Research Laboratories** (now Nortel Networks), Toronto, May-August, 1967.

ACADEMIC EXPERIENCE:

- **Professor**, Department of Computing & Information Science, University of Guelph, Guelph, Ontario, 1983 to present.
- **Professor & Dean**, School of Computer and Systems Sciences, Jawaharlal Nehru University, New Delhi, 1978-1983.
- **Visiting Professor**, Department of Computing & Information Science, University of Guelph, Guelph, Ontario, 1980-1981.
- **Assistant/Associate Professor**, Department of Computer Science, University of Ottawa, Ottawa, Ontario, 1971-1978. (contd.)....

- Course Director**, Department of Computer Science, York University, Toronto, Ontario, Summer 1971.
- Lecturer**, Department of Applied Analysis & Computer Science, University of Waterloo, Waterloo, Ontario, 1968-1969.

CURRENT RESEARCH INTERESTS:

VLSI Design Automation, Field Programmable Gate Array (FPGA) CAD Tools and Algorithms

PUBLICATIONS:

A) BOOK

D.K. Banerji & J. Raymond, **Elements of Microprogramming**, Prentice-Hall, Inc., Englewood Cliffs, N.J., 1982, 434 pages.

B) BOOK CHAPTER

Wilson, T.C., G. Grewal, S. Henshall, and D.K. Banerji, "An ILP-based Approach to Code Generation", in **Code Generation for Embedded Processors**, Peter Marwedel and Gert Goossens (eds.), Kluwer Academic Publishers, Boston, Ma., June 1995, pp. 103-118 (Initial version presented at the **First European Workshop on Code Generation for Embedded Processors**, Dagstuhl, Germany, August '94).

C) ARTICLES SUBMITTED

Banerji, D.K., Gary Grewal, and Zhibin Dai, "Routability Prediction for FPGAs based on a Routing Hierarchy", **communicated**, January 2007.

D) ARTICLES IN REFEREED JOURNALS (in reverse chronological order)

- [1] Grewal, G., S. Coros, A. Morton, and D. Banerji, "Assigning Data to Dual Memory Banks in DSPs with a Genetic Algorithm using a Repair Heuristic," accepted to appear in the **Journal of Applied Intelligence**, Springer, 2006, 23 pages.
- [2] Areibi, S., G. Grewal, D. Banerji, and P. Du, "Hierarchical FPGA Placement," accepted for **IEEE Canadian Journal of Electrical and Computer Engineering**, 2006, 26 pages.
- [3] Grewal, G., S. Coros, A. Morton, and D. Banerji, "A Multi-objective Integer-Linear Programming Model for Assigning Data to Memory in the DSP Domain," accepted to appear in **SIGMICRO: ACM Special Interest Group on Micro-architectural Research and Processing**, IEEE Computer Society Press, Los Alamitos, CA, 2006, 10 pages.
- [4] Basu, Anupam, D.K. Banerji, Amit Basu, T.C. Wilson, and J.C. Majithia, "A Modified Approach to Test Plan Generation for Combinational Logic Blocks", **VLSI Design** (invited paper), Vol.4, No.3, 1996, pp.243-256.

- [5] Wilson, T.C., N. Mukherjee, M.K. Garg, and D.K. Banerji, "An ILP Solution for Optimum Scheduling, Module and Register Allocation, and Operation Binding in Datapath Synthesis", **VLSI Design**, Vol. 3, No.1, May 1995, pp. 21-36.
- [6] Wilson, T.C., M. Garg, R. Deadman, B. Halley, and D.K. Banerji, "Global Optimization of Multiplexors and Buses in Interconnect Synthesis", **Microelectronics Journal**, (invited paper), Vol. 24, No.5, August 1993, pp.513-532.
- [7] Wilson, T.C., A. Basu, D.K. Banerji, and J.C. Majithia, "Commutative Operand Alignment for Interconnect Optimization in Behavioral Synthesis", **International Journal of Electronics** (U.K.), Vol. 73, No. 2, August 1992, pp. 417-431.
- [8] Banerji, D.K., S. Sutarwala, A.K. Majumdar, J.C. Majithia, T.C. Wilson, and A. Basu, "High-Level Synthesis of Datapaths from a Behavioral Description," **International Journal of Computer Aided VLSI Design** (invited paper), Vol. 3, No. 4, 1991, pp. 367-391.
- [9] Wilson, T.C., D.K. Banerji, A. Basu, J.C. Majithia, and A.K. Majumdar, "Port Assignment in Multiport Memories for Interconnection Minimization in Datapath Synthesis", **Logic and Architecture Synthesis**, P. Michel and G. Saucier (eds.), Elsevier Science Publishers B. V. (North Holland), IFIP, 1991, pp. 59-68.
- [10] Balakrishnan, M., A.K. Majumdar, D.K. Banerji, J.G. Linders, and J.C. Majithia, "Allocation of Multi-port Memories in Data Path Synthesis", **IEEE Transactions on Computer Aided Design**, Vol. 7, No. 4, April 1988, pp. 536-540.
- [11] Balakrishnan, M., A.K. Majumdar, D.K. Banerji, and J.G. Linders, "Synthesis of Decentralized Controllers from High-Level Description", **EUROMICRO Journal of Microprocessing and Microprogramming**, Vol. 22, March 1988, pp. 217-229.
- [12] Balakrishnan, M., S. Sutarwala, A.K. Majumdar, D.K. Banerji, J.G. Linders, and J.C. Majithia, "A Semantic Approach for Modular Synthesis of VLSI Systems", **Information Processing Letters**, Vol. 27, No. 1, February 1988, pp. 1-7.
- [13] Rana, S.P., and D.K. Banerji, "An Optimal Distributed Solution to the Dining Philosophers Problem", **International Journal of Parallel Programming**, Vol. 15, No. 4, 1986, pp.327-335.
- [14] Banerji, D.K. and S. Kaushik, "On Combinational Logic for Sign Detection in Residue Number Systems", **Australian Computer Journal**, August 1984.
- [15] Raymond, J. and D.K. Banerji, "Using a Microprocessor in an Intelligent Graphics Terminal", **IEEE COMPUTER**, Vol. 9, No. 4, April 1976, pp. 18-25.
Also reprinted in **IEEE Tutorial on Distributed Computing, 1978** and in **IEEE Tutorial on Distributed Computing: An Overview, 1981**.
- [16] Banerji, D.K. and J. Raymond, "A Cross-Assembler and Simulator for the SKINNY Microcomputer", **Euromicro Newsletter No. 5**, 1975(invited paper).

- [17] Banerji, D.K., "On the Use of Residue Arithmetic for Computation", **IEEE Trans. on Computers**, Vol. C-23, No. 12, December 1974, pp. 1315-1317.
- [18] Banerji, D.K., "A Novel Implementation Method for Addition and Subtraction in Residue Number Systems", **IEEE Trans. on Computers**, Vol. C-23, January 1974, pp. 106-109. Also reprinted in **Residue Number Systems Arithmetic: Modern Applications in Digital Signal Processing**, ed., Soderstrand et al., IEEE Press, 1986.
- [19] Das, S.R., D.K. Banerji & A. Chattopadhyay, "On Control Memory Minimization in Microprogrammed Digital Computers", **IEEE Trans. on Computers**, Vol. C-22, September 1973, pp. 845-848.
- [20] Banerji, D.K. & J.A. Brzozowski, "On Translation Algorithms in Residue Number Systems", **IEEE Trans. on Computers**, Vol. C-21, December 1972, pp. 1281-1285. Also reprinted in **Residue Number Systems Arithmetic: Modern Applications in Digital Signal Processing**, ed., Soderstrand et al., IEEE Press, 1986.
- [21] Banerji, D.K. & J.A. Brzozowski, "Sign Detection in Residue Number Systems", **IEEE Trans. on Computers**, Vol. C-18, April 1969, pp. 313-320.

E) TECHNICAL CONFERENCE PUBLICATIONS (in reverse chronological order)

- [1] Grewal, G., Stelian Coros, Dilip K. Banerji, Andrew Morton, and Mario Ventresca, "Optimized Memory Assignment for DSPs", **IEEE World Congress on Computational Intelligence**, Vancouver, BC, July 2006.
- [2] Chowdhury, S., G. Grewal, and D. Banerji, "Clustering Hanan Points to Reduce VLSI Interconnect Routing Times," **Proc. IEEE Canadian Conference on Electrical & Computer Engineering**, Ottawa, May 7-10, 2006, 5 pages.
- [3] Grewal, G., S. Coros, A. Morton, and D. Banerji, "A Multi-objective Integer-Linear Programming Model for Assigning Data to Memory in the DSP Domain," **IEEE Workshop on Memory Performance Issues**, Austin, Texas, February 2006.
- [4] Grewal, G., S. Coros, D. Banerji, and A. Morton, "Comparing a Genetic Algorithm Repair Heuristic and Penalty Function in the DSP Domain," **International Conference on Artificial Intelligence and Applications**, Innsbruck, Austria, February 2006, 10 pages.
- [5] Grewal, G., S. Coros, A. Morton, and D. Banerji, "An Evolutionary Penalty-Function Approach to Memory Assignment in the DSP Domain," **10th IEEE Annual Workshop on Interaction between Compilers and Computer Architectures**, Austin, Texas, February 2006.
- [6] Du, Peng, Gary Grewal, Shawki Areibi, and D.K. Banerji, "A Fast Hierarchical Approach to FPGA Placement", **Proceedings of the International Conference on VLSI**, Las Vegas, June 2004, pp. 497-503.

- [7] Du, Peng, Gary Grewal, S. Areibi, and D.K. Banerji, "A Fast Adaptive Heuristic for FPGA Placement", **IEEE-NEWCAS 2004: North East Workshop on Circuits and Systems**, Montreal, June 2004, pp. 373-376.
- [8] Grewal, G., T.C. Wilson, M. Xu, and D.K. Banerji, "Shrubbery: A New Algorithm for Quickly Growing High-quality Steiner Trees", **Proceedings of VLSI Design 2004; IEEE-17th International Conference on VLSI**, Bombay, January 2004, pp. 855 – 862.
- [9] Dai, Zhibin, and D.K. Banerji, "Routability Prediction for Field-Programmable Gate Arrays with a Routing Hierarchy", **Proceedings of Sixteenth IEEE International Conference on VLSI Design**, New Delhi, January 2003, pp. 85-90.
- [10] Li, Wei, and D.K. Banerji, "Routability Prediction for Hierarchical FPGAs", **Proc. 9th Great Lakes symposium on VLSI**, Ann Arbor, MI., March 1999, pp.256-259.
- [11] Li, Wei, and D.K. Banerji, "Routability Prediction for Field Programmable Gate Arrays with Hierarchical Interconnection Structures", **FPD '98: Fifth Canadian Workshop on Field-Programmable Devices**, Montreal, June, 1998, pp. 20-24.
- [12] Shu, J., T.C. Wilson, and D.K. Banerji, "Instruction Set Matching and GA-based Selection for Embedded Processor Code Generation", **Proc. 9th International Conf. on VLSI Design**, Bangalore, January 1996, pp. 73-76.
- [13] Narda, S., J.C. Majithia, and D.K. Banerji, "A Generalized Mathematical Model to Predict the Routability of Field-Programmable Gate Arrays", **3rd Canadian Workshop on Field-Programmable Devices (FPD '95): Technology, Tools, and Applications**, Montreal, May 1995, pp. 201-206.
- [14] Wilson, T.C., G. Grewal, and D.K. Banerji, "An ILP Solution for Simultaneous Scheduling, Allocation, and Binding in Multiblock Synthesis", **International Conf. on Computer Design (ICCD '94)**, Cambridge, Mass., October 1994, pp. 581-586.
- [15] Wilson, T.C., G. Grewal, B. Halley, and D.K. Banerji, "An Integrated Approach to Retargetable Code Generation", **7th International Symposium on High-Level Synthesis**, Niagara-on-the-Lake, Ontario, May 1994, pp. 70-75.
- [16] Wilson, T.C., N. Mukherjee, M.K. Garg, and D.K. Banerji, "SYMPHONY: An Integrated Approach to Scheduling, Module Allocation, and Binding in Behavioral-Level Datapath Synthesis", **Canadian Conf. on VLSI (CCVLSI 93)**, Banff, Alberta, November 1993, pp. 6B.7-6B.12.
- [17] Mukherjee, S., M. McLeish, and D.K. Banerji, "A Fuzzy Deductive Database for Handling Uncertainty in Medical Diagnosis and High-Level Synthesis", **Applications of Fuzzy Logic Technology**, Boston, Ma., September 1993, pp. 557-568.

- [18] Wilson, T.C., M. Garg, R. Deadman, B. Halley, and D.K. Banerji, "MinMux: A New Approach for Global Minimization of Multiplexers in Interconnect Synthesis," **3rd Great Lakes Symp. on VLSI**, Kalamazoo, Mi., March 1993, pp. 132-138.
- [19] Wilson, T.C., N. Mukherjee, M.K. Garg, and D.K. Banerji, "An Integrated and Accelerated ILP Solution for Scheduling, Module Allocation, and Binding in Datapath Synthesis", **VLSI Design 1993, Sixth International Conf. on VLSI Design**, Bombay, January 1993, pp. 192-197.
- [20] Wilson, T.C., B. Halley, R. Deadman, and D.K. Banerji, "Optimal Register Allocation and Binding in Behavioral Synthesis", **Proc. CCVLSI 1992**, Halifax, N.S., October, 1992, pp. 108-115.
- [21] Basu, A., D.K. Banerji, T.C. Wilson, and J.C. Majithia, "An Approach to Minimize Testability Overhead for BILBO-based Built-in-Self-Test", **VLSI Design 1992, Fifth International Conf. on VLSI Design**, Bangalore, India, January 1992.
- [22] Wilson, T.C., Anupam Basu, D.K. Banerji, and J.C. Majithia, "Interconnect Optimization through Commutative Input Pair Alignment", **Canadian Conference on VLSI 91**, August 1991, Kingston, Ontario, pp. 4B.4.1-4B.4.8.
- [23] Wilson, T.C., Anupam Basu, D.K. Banerji, and J.C. Majithia, "Test Plan Generation and Concurrent Scheduling of Tests in the Presence of Conflicts", **First Great Lakes Symposium on VLSI**, Kalamazoo, Michigan, March 1991 (IEEE), pp. 243-248.
- [24] Basu, A., T.C. Wilson, D.K. Banerji, and J.C. Majithia, "Integrated Approach to Area-Time Tradeoff for Built-in-Self-Test in VLSI Circuits", **First Great Lakes Symposium on VLSI**, Kalamazoo, Michigan, March 1991 (IEEE), pp. 340-341.
- [25] Garg, Mahesh, Anupam Basu, T. C. Wilson, D. K. Banerji, and J. C. Majithia, "A New Test Scheduling Algorithm for VLSI Systems", **Fourth CSI/IEEE International Symposium on VLSI Design**, New Delhi, India, January 1991 (IEEE & Comp. Soc. of India), pp.148-153.
- [26] Basu, Amit, Anupam Basu, D.K. Banerji, T.C. Wilson, and J.C. Majithia, "GENPLAN: An Approach to Test Plan Generation for VLSI Circuits", **Canadian Conf. on VLSI 90**, Ottawa, October 1990, pp. 8.1.1-8.1.8.
- [27] Basu, Amit, Anupam Basu, T.C. Wilson, D.K. Banerji, and J.C. Majithia, "A Test Plan Generation Scheme for Multiport Combinational Logic Blocks", **IFIP Workshop on Design & Test of ASICs**, Hiroshima, June 1990.
- [28] Wilson, T.C., D.K. Banerji, Anupam Basu, J.C. Majithia, and A.K. Majumdar, "Port Assignment in Multiport Memories for Interconnection Minimization in Datapath Synthesis", **IFIP Workshop on Logic & Architecture Synthesis**, Paris, May 1990, pp. 195-203.
- [29] Wilson, T.C., D.K. Banerji, J.C. Majithia, and A.K. Majumdar, "Optimal Allocation of Multiport Memories in Datapath Synthesis," **32nd Midwest Symposium on Circuits and Systems**, Urbana, Illinois, August 1989, (IEEE), pp.1070-1073.

- [30] Sutarwala, S., D.K. Banerji, A.K. Majumdar, and J.G. Linders, "GREGMAP: A Design Automation Tool for Interconnection Minimization," **Canadian Conference on VLSI '88**, Halifax, Nova Scotia, October 1988, pp. 362-371.
- [31] Balakrishnan, M., A.K. Majumdar, D.K. Banerji, J.G. Linders, and J.C. Majithia, "Computer Aided Design for Modular Synthesis of Digital Systems", **Proceedings of International Symp. on Electronic Devices, Circuits, & Systems (ISELDECS '87)**, Indian Institute of Technology, Kharagpur, Vol. 3, December 1987, pp. 683-687.
- [32] Balakrishnan, M., A.K. Majumdar, D.K. Banerji, and J.G. Linders, "Allocation of Multi-port Memories in Data Path Synthesis", **Proceedings of IEEE International Conference on Computer Aided Design (ICCAD '87)**, Santa Clara, California, November 1987, pp. 266-269.
- [33] Balakrishnan, M., A.K. Majumdar, D.K. Banerji, and J.G. Linders, "Synthesis of Decentralized Controllers Using Control Graph Partitioning", **Proceedings of 30th Midwest Symposium on Circuits and Systems**, Syracuse, NY., August 1987, pp. 591-594.
- [34] Balakrishnan, M., S. Sutarwala, A.K. Majumdar, D.K. Banerji, J.G. Linders, and J.C. Majithia, "A Semantic Approach for Modular Synthesis of VLSI Systems", **Proceedings of IASTED International Conference**, Paris, June 1987, pp. 66-69.
- [35] Linders, J.G., M. Balakrishnan, A.K. Majumdar, D.K. Banerji, and J.C. Majithia, "A Modular Synthesis Technique for Automated VLSI Design", **Proceedings of COMPEURO '87: VLSI and Computers**, Hamburg, May 1987, pp. 262-267.
- [36] Jha, A.C., S.P. Rana and D.K. Banerji, "Realizable Decentralized Control for Distributed Computing Systems", **27th Technical Convention of the Institute of Electronics & Telecom Engineers**, New Delhi, February 1984.
- [37] Jha, A.C., S. P. Rana and D.K. Banerji, "On Realizable Strategies for Distributed Sensor Network Systems", **Seminar on Signal Processing, Naval Physical and Oceanographic Laboratory**, Defense Research & Development Organization, Cochin, India, November 1983.
- [38] Banerji, D.K. and S. Kaushik, "Representation and Processing of Fractions in a Residue System", **Sixth IEEE Symposium on Computer Arithmetic**, University of Aarhus, Aarhus, Denmark, June 1983.
- [39] Jha, A.C. & D.K. Banerji, "On Realizable Strategies for Distributed Problem Solving", **1983 Conference of Computer Society of India**, Ahmedabad, India, February 1983, pp.A2.18.01-08.
- [40] Banerji, D.K., To-Yat Cheung, and V. Ganesan, "A High-Speed Division Method in Residue Arithmetic", **Fifth IEEE Symposium on Computer Arithmetic**, University of Michigan, Ann Arbor, Mi., May 1981, pp. 158-164.
- [41] Churchill, P., J. Raymond, and D.K. Banerji, "Assistance de Systemes d'Exploitation par la Microprogrammation", **46eme Congres de l'ACFAS**, Ottawa, May 1978.

- [42] Banerji, D.K., S.C. Hung, J. Raymond and G.M. White, "A NOVA Emulator on the Microdata 1600", **MIMI '77**, Zurich, June 1977.
- [43] Banerji, D.K. and Ian Ross, "The Impact of Microprocessors on Future Computer Systems", **Second All India Symp. on Computer Architecture & System Design**, Indian Institute of Technology, New Delhi, November 1976 (Published in Conference Proceedings).
- [44] Banerji, D.K., "On Combinational Logic for Sign Detection in Residue Number Systems", **Third IEEE Symp. on Computer Arithmetic**, Southern Methodist University, Dallas, Texas, November 1975, pp. 113-116.
- [45] Banerji, D.K. & J. Raymond, "Microprocessor and Floppy Disk Get Together for Low-cost Text Editing", **MIMI '75**, Zurich, June 1975, pp. 284-285.
- [46] Banerji, D.K. & J. Raymond, "Microprogramming, Mini and Microcomputers in Computer Science Education", **MIMI '75**, Zurich, June 1975, pp. 208-209.
- [47] Raymond, J. & D.K. Banerji, "Simulation en APL d'un ordinateur microprogrammable pour l'enseignement de la microprogrammation", **43e congrès de l'ACFAS**, Université de Moncton, May 1975.
- [48] Raymond, J., D.K. Banerji & A. Perez, "Considerations sur l'implémentation d'un logiciel d'exploitation microprogramme", **43e congrès de l'ACFAS**, Université de Moncton, May 1975.
- [49] Raymond, J., D.K. Banerji, & J-C. Gavrel, "A Language for an Intelligent Graphics Terminal", **Fourth Man-Computer Communications Conference**, National Research Council, Ottawa, May 1975, pp. 13-3 to 13-10.
- [50] Banerji, D.K., Z. Krokhar, & J. Raymond, "Design of a Microprocessor Based Text Editing System", **Symposium on Circuits, Systems and Computers**, University of Calcutta, February 1975.
- [51] Raymond, J., J-C. Gavrel & D.K. Banerji, "L'utilisation d'un microprocesseur pour réaliser un système graphique intelligent", **Journées d'électronique 74 (International Conference on Microprocessors)**, Lausanne, Switzerland, October 1974, pp. 233-240.
- [52] Banerji, D.K. and J. Raymond, "A Cross Assembler and Interpreter for INTEL 8008 Microprocessor", **Journées d'électronique 74 (International Conference on Microprocessors)**, Lausanne, Switzerland, October 1974, pp 177-182.
- [53] Das, S.R. & D.K. Banerji, "On Control Memory Minimization in Microprogrammed Digital Computers", **Sixth Asilomar Conference on Circuits and Systems**, Pacific Grove, California, November 1972, pp. 174-178.
- [54] Banerji, D.K., "A Novel Implementation Method for Addition and Subtraction in Residue Number Systems", **IEEE Symposium on Computer Arithmetic**, University of Maryland, College Park, Maryland, May 1972.

- [55] Banerji, D.K., "On the Relative Computational Speed of Residue Arithmetic vs Binary Arithmetic", **1971 Mexico IEEE International Conference on Systems, Networks, and Computers**, Oaxtepec, Mexico, January 1971, pp. 51-54.

F) NON-REFEREED CONTRIBUTIONS

Technical Reports

- [1] Wilson, T.C., M.K. Garg, R. Deadman, B. Halley, and D.K. Banerji, "Global Optimization of Multiplexers and Buses in Interconnect Synthesis", **Tech. Report # CIS93D1**, Dept. of Computing & Information Science, University of Guelph, Ontario, January 1993.
- [2] Wilson, T.C., N. Mukherjee, M.K. Garg, and D.K. Banerji, "SYMPHONY: A Unified Approach to Operational Optimization in Behavioral-Level Datapath Synthesis", **Tech. Report #CIS92D2**, Dept. of Computing & Information Science, University of Guelph, Guelph, Ontario, April 1992.
- [3] Wilson, T.C., D.K. Banerji, and Anupam Basu, "Reducing Interconnections through Register Role Alignment", **Tech. Report #CIS90D6**, Dept. of Computing & Information Science, University of Guelph, Guelph, Ontario, April 1990.
- [4] Wilson, T.C., D.K. Banerji, Anupam Basu, J.C. Majithia, and A.K. Majumdar, "Interconnection Minimization in Datapath Synthesis through Port Assignment of Multiport Memories", **Tech. Report # CIS90D1**, Dept. of Computing & Information Science, University of Guelph, Guelph, Ontario, January 1990.
- [5] Banerji, D.K., & J. Raymond, "SIMPLE: A Simulated Microprogrammed Processor Language for Education", **Tech. Report No. 75-05**, Dept. of Computer Science, University of Ottawa, September 1975.
- [6] Banerji, D.K., & J.A. Brzozowski, "Translation Algorithms for Residue Number Systems", **Research Report No. CSRR-2022**, Dept. of Computer Science, University of Waterloo, June 1970.

Theses

- [1] Banerji, D.K., "Residue Arithmetic in Computer Design", **Ph.D. thesis**, Dept. of Computer Science, University of Waterloo, March 1971.
- [2] Banerji, D.K., "Sign Detection in Residue Number Systems", **M.Sc. thesis**, Dept. of Elect. Eng., University of Ottawa, April 1967.

G) INVITED TALKS

- [1] Banerji, D.K., "A Fast Heuristic for FPGA Placement", **School of Computer & Systems Sciences**, Jawaharlal Nehru University, New Delhi, February 2004.
Also presented at the **Department of Computer Science & Engineering**, Indian Institute of Technology, Kanpur, March 2004.

- [2] Banerji, D.K., "Routability Prediction for Hierarchical FPGAs with Mixed Routing Resources", **School of Computer & Systems Sciences**, Jawaharlal Nehru University, New Delhi, February 2004.
- [3] Banerji, D.K., "CAD for VLSI", **Workshop on VLSI: Recent Trends and Challenges**, Delhi College of Engineering, University of Delhi, March 2004.
- [4] Banerji, D.K., "Minimizing Interconnect Complexity in Behavioral-Level Synthesis", **Dept. of Electrical Eng., McGill University**, July 1993.
- [5] Banerji, D.K., "MinMux: A New Approach for Global Minimization of Multiplexers and Buses in Interconnect Synthesis", **Dept. of Elect. Eng., University of Toronto**, July 1993.
- [6] Banerji, D.K., "Optimal Register Allocation and Binding", **Dept. of Computing & Info. Sc., University of Guelph**, Guelph, Ontario, November 1992.
- [7] Banerji, D.K., "An Overview of Behavioral Synthesis Issues," **Gateway Design Automation Ltd.**, New Delhi, July 1990.
- [8] Banerji, D.K., "Interconnect Optimization in Behavioral Level Synthesis," **Dept. of Computer Science and Eng., Indian Institute of Technology**, Kharagpur, June 1990.
- [9] Banerji, D.K., "Behavioral Level Synthesis of VLSI Systems," **Dept. of Electronics & Elect. Comm. Eng., Indian Institute of Technology**, Kharagpur, June 1990.
- [10] Banerji, D.K., "Behavioral Synthesis & Interconnect Optimization," **Dept. of Computer Science & Eng., Indian Institute of Technology**, New Delhi, May 1990.
- [11] Banerji, D.K., "Behavioral-Level Synthesis of Digital Systems," **1989 Canadian Microelectronics Corporation Workshop**, Kingston, Ontario, as part of the session on **High-Level Design**, June 1989.
- [12] Banerji, D.K., "High-Level Synthesis," **CCVLSI 88**, Halifax, N.S., as part of the panel discussion on **System Level CAD - The New Frontier**, October 1988.
- [13] Banerji, D.K., "Division Methods in Residue Arithmetic", **Department of Computing Science, University of Alberta**, Edmonton, Alberta, May 1981.
- [14] Banerji, D.K., "Microprogramming Support for High-Level Language Processing", **Dept. of Computer Science, University of Ottawa**, March 1981.
- [15] Banerji, D.K., "Microprogramming & Emulation", **Dept. of Computer Science & Eng., Indian Inst. of Technology**, Kanpur, November 1979.
- [16] Banerji, D.K., "Residue Arithmetic: Potentials and Problems", **Institute of Radio Physics & Electronics, University of Calcutta**, August 1974.

- [17] Banerji, D.K., "An Overview of Microprogramming", **University of Calcutta and Indian Institute of Technology**, New Delhi, August 1974.
- [18] Ahmad, S.I. & D.K. Banerji, "Developments in Minicomputer Architecture", **CIPS Technical Meeting, Bell-Northern Research**, Ottawa, January 1973.

THESES SUPERVISED AT THE UNIVERSITY OF GUELPH:

The following theses in VLSI and FPGA CAD areas have been supervised/co-supervised in the Department of Computing & Information Science, University of Guelph:

- [1] Chowdhury, S, **Efficient Steiner Tree Construction based on Clustering of Hanan Points**, May 2005 (joint supervision with Gary Grewal).
- [2] Perera, Keerthi, **An Efficient Caching Strategy for Web Services**, December 2003.
- [3] Du, Peng, **A Fast Heuristic Technique for FPGA Placement based on Multilevel Clustering**, December 2003 (joint supervision with Gary Grewal) .
- [4] Chen, Jian, **Routability Prediction for Field Programmable Gate Arrays with Mixed Routing Resources**, August 2003.
- [5] Dai, Zhibin, **Routability Prediction for Field-Programmable Gate Arrays with a Routing Hierarchy**, August 2000.
- [6] Li, Wei, **Routability Prediction for Field-Programmable Gate Arrays with Hierarchical Interconnection Structures**, April 1998.
- [7] Raina, Baljit Singh, **Delay-Optimized Placement in Symmetrical Field-Programmable Gate Arrays**, February 1998 (joint with J.C. Majithia).
- [8] Pulley, Harry, **C+- Compiler: Extending C for Optimized DSP Applications**, October 1996 (joint supervision with T.C. Wilson).
- [9] Dasgupta, Anirudha, **Graph Transformations using a Relational Database for Retargetable Code Generation**, August 1996 (joint supervision with T.C. Wilson).
- [10] Morton, Andrew, **An ILP Solution to Instruction Selection, Operation Scheduling, and Register Assignment for Code Generation**, May 1996 (joint supervision with T.C. Wilson).
- [11] Shu, Jianchuan, **Instruction Set Matching and Selection for Embedded Processor Code Generation**, November 1995(joint supervision with T.C. Wilson).
- [12] Narda, Sanjay, **A Generalized Probabilistic Model to Predict the Routability of FPGA-based Applications**, August 1995 (Joint supervision with Jay Majithia).

- [13] Henshall, Shawn, **Optimization Concerned with Data Management in Code Generation for DSPs**, April 1995 (joint supervision with T.C. Wilson).
- [14] Halley, Ben, **Global Interconnect Optimization in Multi-Block Behavioral Synthesis**, August 1993 (joint supervision with T.C. Wilson).
- [15] Grewal, Gary, **Simultaneous Scheduling, Allocation, and Binding in Multiple Block Synthesis**, May 1993 (joint supervision with T.C. Wilson).
- [16] Mukherjee, Nilanjan, **A Synergistic Scheduling, Allocation, and Binding Approach in Behavioral Synthesis**, May 1992 (jointly supervised with T.C. Wilson).
- [17] Stevens-Guille, Max, **ZEN: An Object-oriented Hardware Description Language**, March 1991 (jointly supervised with J.C. Majithia).
- [18] Deadman, Richard, **Interconnect Optimization in Datapath Synthesis**, January 1991 (jointly supervised with T. C. Wilson).
- [19] Basu, Amit, **Insertion of Testability Hardware into Synthesized Datapaths**, May 1990 (jointly supervised with T. C. Wilson).
- [20] Sutarwala, Shailesh, **High-Level Synthesis of Datapaths from Behavioral Descriptions**, May 1988 (jointly supervised with A.K. Majumdar).

COURSES TAUGHT:

University of Guelph

- CIS100 Introduction to Computing
- CIS150 Introduction to Programming Techniques
- CIS202 Introduction to Computer Organization
- CIS312 Digital Systems
- CIS346 System Simulation
- CIS405 Advanced Computer Architecture
- CIS450 Special Topics in Computer Science
- CIS620 Design Automation in Digital Systems

Jawaharlal Nehru University, New Delhi

- Computer Architecture
- Mini & Micro Computer Systems

University of Ottawa

- CSI 1100 Computing Concepts and Programming I
- CSI 2116 Introduction to Computer Organization
- CSI 2140 Programming Language Instruction
- CSI 2150 Computational Methods in Numerical Problems
- MAT 2280 Numerical Methods
- CSI 3116 Computer Organization
- CSI 3400 Computer Science Laboratory

- CSI 4103 Topics in Computer Science I
- CSI 4114 (ELG 5189) Microprogramming & Machine Architecture
- CSI 4201 Topics in Computer Science

York University

- Computer Organization

University of Waterloo

- Switching Theory
- Non-numeric Computation

OTHER PROFESSIONAL ACTIVITIES:

a) Refereeing

- IEEE Transactions on Computers
- IEEE Transactions on CAD
- Prentice-Hall, Inc., (book manuscripts)
- NSERC (Canada) and NSF (USA) grant applications
- Computer Architecture Conferences
- IEEE Conferences on Computer Arithmetic
- International Journal of Computer-Aided VLSI Design
- Journal of the Institute of Electronics & Telecom Engineers, New Delhi
- International Conf. on VLSI Design
- VLSI Design journal
- Canadian Conf. on VLSI (CCVLSI)
- Ninth International Parallel Processing Symposium (1995)

b) Program Committee Member

- International Conf. on VLSI Design
- Sixth IEEE Symposium on Computer Arithmetic, Aarhus, Denmark, June 1983
- Fifth IEEE Symposium on Computer Arithmetic, Ann Arbor, Mi., May 1981
- MIMI (International Conf. on Mini and Micro Computers), Zurich 1979 and Toronto 1976

c) Consulting

- Digital Electronic Laboratories, Ottawa, 1976-80
- Data General Corporation, Southboro, Mass., 1977

(Updated Jan 2007)